A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf
.
Delay and Power Analysis of Three Coupled through Silicon Vias in 3D ICs
2019
International Journal for Research in Applied Science and Engineering Technology
3D IC is developing as an incredible response for the next generation system packaging and integration technology to accomplish low power utilization, high channel transfer speed and high-density integration capability simultaneously. With respect to the vertical interconnect for a 3D IC, through-silicon via (TSV) is a key part which can produce a myriad performance improvement with the extraordinarily decreased length of interconnects among vertically stacked dies. In this paper, the
doi:10.22214/ijraset.2019.5551
fatcat:57szape4prcxbl7y2homezsfsi