A 500 MHz-to-1.2 GHz Reset Free Delay Locked Loop for Memory Controller with Hysteresis Coarse Lock Detector

Han-Kyu Chi, Moon-Sang Hwang, Byoung-Joo Yoo, Won-Jun Choe, Tae-Ho Kim, Yong-Sam Moon, Deog-Kyoon Jeong
2011 JSTS Journal of Semiconductor Technology and Science  
This paper describes a reset-free delaylocked loop (DLL) for a memory controller application, with the aid of a hysteresis coarse lock detector. The coarse lock loop in the proposed DLL adjusts the delay between input and output clock within the pull-in range of the main loop phase detector. In addition, it monitors the main loop's lock status by dividing the input clock and counting its multiphase edges. Moreover, by using hysteresis, it controls the coarse lock range, thus reduces jitter. The
more » ... proposed DLL neither suffers from harmonic lock and stuck problems nor needs an external reset or start-up signal. In a 0.13-μm CMOS process, postlayout simulation demonstrates that, even with a switching supply noise, the peak-to-peak jitter is less than 30 ps over the operating range of 500-1200 MHz. It occupies 0.04 mm 2 and dissipates 16.6 mW at 1.2 GHz.
doi:10.5573/jsts.2011.11.2.073 fatcat:sdcigkwntrcrfljaqnbtk7mzja