A novel ANFIS algorithm architecture for FPGA implementation

John Darvill, Alin Tisan, Marcian Cirstea
2017 2017 IEEE 26th International Symposium on Industrial Electronics (ISIE)  
This paper presents a new architecture for the Adaptive Neuro-Fuzzy Inference System (ANFIS) algorithm targeting FPGA implementation. This new architecture offers higher efficiency and scalability in comparison to the existing methods. The proposed architecture is modeled and simulated using VHDL and is targeted at a Xilinx FPGA. Existing implementation architectures are also modeled and comparisons are drawn between them in terms of both performance and logic utilization. The results show that
more » ... e results show that the new architecture offers a reduction in calculation cycles of around 50% in comparison to the architecture from which it's derived. This increase in calculation speed comes with only a modest increase in logic utilization, specifically a 2.5% increase in look-up table (LUT) usage and a 1.5% increase in flip-flop usage. The new architecture also eliminates scalability issues which can arise in the existing architectures when extra input members are required.
doi:10.1109/isie.2017.8001423 dblp:conf/isie/DarvillTC17 fatcat:vk4jycl3gzfvbbehfdz2rweeiq