A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
To CMP or not to CMP
2007
Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems - ANCS '07
Packet classification is a central component of modern network functionality, yet satisfactory memory usage and overall performance remains an elusive challenge at the highest speeds. The recent emergence of chip multiprocessors and other low-cost, highly parallel processing hardware provides a promising platform on which to realize increased classification performance. In this paper we analyze the performance of packet classification in the context of parallel, shared-memory architectures. We
doi:10.1145/1323548.1323558
dblp:conf/ancs/SmithGK07
fatcat:aagbvch3vfdllpdiewkvalz7aa