A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
FPGA Implementation of 32-bit MIPS Processor with CISC Multiplication Operation
2015
International Journal of Engineering Research and
Preserved Fulltext
MIPS architecture is one of the first commercially available RISC processor. MIPS stands for 'Microprocessor without Interlocked Pipeline Stages'. In a normal MIPS RISC architecture, for 32-bit multiply operation it can hold the processor for more than 32 clock cycles, which affects the processor performance. In order to avoid this problem, here we have implemented 32-bit MIPS processor with one CISC operation for multiplication which is realized using a Booth multiplier. Processor is tested in
doi:10.17577/ijertv4is110636
fatcat:qqsugbrw3fblvdopvpv7oa6p2y