A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay
2017
2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Side channel attacks exploit the physical properties of integrated circuits to extract sensitive information. They are becoming increasingly important in the context of the deployment of the Internet of Things. One of the most effective countermeasures consists of modifying the logic circuits to reduce the leakage through side channels. This paper presents a novel side channel attack tolerant balanced circuit (STBC) based on a dynamic and differential configuration. Its main feature is the use
doi:10.1109/isvlsi.2017.22
dblp:conf/isvlsi/KimHPV17
fatcat:zhdi7vmvlrekhlhguhhedekfri