Modified Two Phase Clocked Adiabatic Static CMOS Logic

Swati Dhamani, Alka Agarwal, Praveer Saxena
2014 International Journal of Computer Applications  
In the past decade, various adiabatic logic techniques have been proposed by various authors. One of the widely known adiabatic logic style is Two Phase Clocked Adiabatic Static CMOS Logic (2PASCL). The logic circuits based on 2PASCL suffer from floating output node due to alternate hold phase in its operation. Keeping a node floating for a long time may result in erroneous node voltage. In this paper a technique to reduce the floating node problem associated with 2PASCL is introduced. Modified
more » ... 2PASCL is used to design a 2-input NAND gate, a 2-input NOR gate and 1-bit full adder at 45nm technology parameters provided by predictive technology and the circuits are simulated using HSPICE. The 2-input NAND gate designed with Modified 2PASCL is compared with the NAND gates designed with 2PASCL and Static CMOS in terms of average power consumed by them for different values of load capacitance and input frequency. NAND gates are also compared in terms of propagation delay, power delay product and the transistor count to implement them. It is observed that the NAND gate based on Modified 2PASCL offer up to 80.3% power saving in comparison to NAND gate based on static CMOS and also exhibit least power delay product. General Terms Adiabatic Logic, Charge Recycling.
doi:10.5120/16437-6158 fatcat:gv6ft5tfdrhg3hxqinsfz66jhy