Translation lookaside buffer management

Y. I. Klimiankou
2019 Sistemnyj Analiz i Prikladnaâ Informatika  
This paper focuses on the Translation Lookaside Buffer (TLB) management as part of memory management. TLB is an associative cache of the advanced processors, which reduces the overhead of the virtual to physical address translations. We consider challenges related to the design of the TLB management subsystem of the OS kernel on the example of the IA-32 platform and propose a simple model of complete and consistent policy of TLB management. This model can be used as a foundation for memory management subsystems design and verification.
doi:10.21122/2309-4923-2019-4-20-24 fatcat:hkyr47p3gjemrhvbi3lmlxyome