A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is
Boolean techniques for low power driven re-synthesis
Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)
We present a boolean technique to reduce p ower consumption of combinational circuits that have already been optimized for area and delay and then mapped onto a library of gates. In order to achieve a better optimization, we cluster gates by collapsing two or more levels of gates into a single node. When optimizing each cluster, our method extends the algorithms used i n espresso, b y adding heuristics that bias the minimization toward lowering the power dissipation in the circuit. The resultsdoi:10.1109/iccad.1995.480151 dblp:conf/iccad/BaharS95 fatcat:xxlsoew5nrejvmdggszad6yitu