Robust FPGA resynthesis based on fault-tolerant Boolean matching

Yu Hu, Zhe Feng, Lei He, Rupak Majumdar
2008 2008 IEEE/ACM International Conference on Computer-Aided Design  
We present FPGA logic synthesis algorithms for stochastic fault rate reduction in the presence of both permanent and transient defects. We develop an algorithm for fault tolerant Boolean matching (FTBM), which exploits the flexibility of the LUT configuration to maximize the stochastic yield rate for a logic function. Using FTBM, we propose a robust resynthesis algorithm (ROSE) which maximizes stochastic yield rate for an entire circuit. Finally, we show that existing PLB (programmable logic
more » ... ck) templates for area-aware Boolean matching and logic resynthesis are not effective for fault tolerance, and propose a new robust template with path re-convergence. Compared to the state-of-the-art academic technology mapper Berkeley ABC, ROSE using the proposed robust PLB template reduces the fault rate by 25% with 1% fewer LUTs, and increases MTBF (mean time between failures) by 31%, while preserving the optimal logic depth. *
doi:10.1109/iccad.2008.4681654 dblp:conf/iccad/HuFHM08 fatcat:i3ngyaawnzcvdffu6kkmbf7z3q