A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is application/pdf
.
Automatic verification of pipelined microprocessor control
[chapter]
1994
Lecture Notes in Computer Science
We describe a technique for verifying the control logic of pipelined microprocessors. It handles more complicated designs, and requires less human intervention, than existing methods. The technique automatically compares a pipelined implementation to an architectural description. The CPU time needed for verification is independent of the data path width, the register file size, and the number of ALU operations. Debugging information is automatically produced for incorrect processor designs.
doi:10.1007/3-540-58179-0_44
fatcat:yowigfiwzjhrnpjco4z2io56jq