On-chip clock error characterization for clock distribution system

Chuan Shan, Dimitri Galayko, Francois Anceau
2013 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)  
In this paper, we investigate a test strategy for characterization of clock error statistics between two clock domains in high-speed clocking systems (gigahertz and more). The method allows an indirect measurement (not based on time interval measurement) of clock error distribution by observing the integrity of a periodic sequence transmitted between two clocking domains. The method is compatible with fully on-chip implementation, and the readout of result to off-chip signals is cadenced at low
more » ... is cadenced at low rate. The strategy aims at picoseconds resolution without complex calibration. The idea was first validated by a discrete prototype at downscaled frequencies, and then a high frequency on-chip prototype was designed using 65 nm CMOS technology. Simulation results predict a measurement precision of less than ±2.5 ps. The article presents the theory, exposes the hardware implementation, and reports the experimental validation and simulation results of two prototypes.
doi:10.1109/isvlsi.2013.6654630 dblp:conf/isvlsi/ShanGA13 fatcat:qr322xpc3rhmvpsuyld2lg36au