An approach to Verilog-VHDL interoperability for synchronous designs [chapter]

Dominique Borrione, Fredrik Vestman, Hakim Bouamama
<span title="">1997</span> <i title="Springer US"> <a target="_blank" rel="noopener" href="" style="color: black;">IFIP Advances in Information and Communication Technology</a> </i> &nbsp;
This paper suggests that synchronous designs written in either Verilog or VliDL can be interpreted in tenns of a common Hierarchical Finite State Machine model, and shows the principles for extracting the semantics of designs described in either language. Sublanguages with identical semantics are identified, and an algorithm for inferring a minimal number of state variables from VHDL processes is given. This common semantic model can be used as a kernel for cycle-based simulation, formal
more &raquo; ... ation, and synthesis, irrespective of the source language. In particular, Verilog and VHDL descriptions can be proven equivalent, and modules developed in one language can be reused in projects documented in the other one. This approach has been prototyped by the implementation of a semantic link between the VIS system of Berkeley and the Prevail system of TIMA.
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="">doi:10.1007/978-0-387-35190-2_5</a> <a target="_blank" rel="external noopener" href="">fatcat:mgys22yk55f4jdrkqodlhctj2q</a> </span>
<a target="_blank" rel="noopener" href="" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href=""> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> </button> </a>