Bridging fault extraction from physical design data for manufacturing test development

C.E. Stroud, J.M. Emmert, J.R. Bailey, K.S. Chhor, D. Nikolic
Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159)  
In this paper we explore the process of extracting potential bridging fault sites from the physical design database for VLSI devices by using standard extraction tools for fringe and overlap capacitance. We then use the extracted capacitance to create a list of potential bridging fault sites ordered to reflect the relative probability of a bridging fault occurring at each site. As a result, potential bridging fault sites can be rank-ordered for manufacturing test development such that the most
more » ... such that the most likely site can be targeted first. In this way we improve the overall efficiency and effectiveness of the test development process. We have implemented this technique for the Delta 39K™ series of Complex Programmable Logic Devices (CPLDs) by Cypress Semiconductor and describe the results obtained for that device. 1
doi:10.1109/test.2000.894272 dblp:conf/itc/StroudEBCN00 fatcat:xbqs3wujzjeutohomchzvynala