A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2006; you can also visit the original URL.
The file type is application/pdf
.
Fault Secure Datapath Synthesis Using Hybrid Time and Hardware Redundancy
2004
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A fault-secure datapath either generates a correct result or signals an error. This paper presents a register transfer level concurrent error detection (CED) technique that uses hybrid time and hardware redundancy to optimize the time and area overhead associated with fault security. The proposed technique combines the idle computation cycles in a datapath with selective breaking of data dependences of the normal computation. Designers can tradeoff time and hardware overhead by varying these
doi:10.1109/tcad.2004.835132
fatcat:bgymbnb2gfbthcrqj4kkryrbfm