A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit <a rel="external noopener" href="http://ce-publications.et.tudelft.nl/publications/29_early_results_from_era__embedded_reconfigurable_architecture.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
2011 9th IEEE International Conference on Industrial Informatics
The growing complexity and diversity of embedded systems -combined with continuing demands for higher performance and lower power consumption -place increasing pressure on embedded platforms designers. To address these problems, the Embedded Reconfigurable Architectures project (ERA), investigates innovations in both hardware and tools to create next-generation embedded systems. Leveraging adaptive hardware enables maximum performance for given power budgets. We design our platform via a<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/indin.2011.6034998">doi:10.1109/indin.2011.6034998</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/d2b43ieto5a33lb3svr2swahni">fatcat:d2b43ieto5a33lb3svr2swahni</a> </span>
more »... red approach that allows integration of reconfigurable computing elements, network fabrics, and memory hierarchy components. Commercially available, off-the-shelf processors are combined with other proprietary and application-specific, dedicated cores. These computing and network elements can adapt their composition, organization, and even instruction-set architectures in an effort to provide the best possible trade-offs in performance and power for the given application(s). Likewise, network elements and topologies and memory hierarchy organization can be selected both statically at design time and dynamically at run-time. Hardware details are exposed to the operating system, run-time system, compiler, and applications. This combination supports fast platform prototyping of high-efficient embedded system designs. Our design philosophy supports the freedom to flexibly tune all these hardware elements, enabling a better choice of power/performance trade-offs than that afforded by the current state of the art.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170810154912/http://ce-publications.et.tudelft.nl/publications/29_early_results_from_era__embedded_reconfigurable_architecture.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/1a/4e/1a4ebab3c4c42eea464814db4fddd2651cfef600.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/indin.2011.6034998"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>