A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Optimization of Processor Clock Frequency for Sensor Network Nodes Based on Energy Use and Timing Constraints
2014
International Journal of Distributed Sensor Networks
The effectiveness of sensor networks depends critically on efficient power management of the sensor nodes. Dynamic voltage frequency scaling (DVFS) and dynamic power management (DPM) have been proposed to enable energy-efficient scheduling for real-time and embedded systems. However, most power-aware scheduling algorithms are designed to deal with only those cases in which the task execution time is determined solely by the clock frequency of the processor. In this study, we propose an extended
doi:10.1155/2014/617346
fatcat:rlzkfkgu4fbunovozzpnck2uae