A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit <a rel="external noopener" href="http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/LT_DSD09.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor
<span title="">2009</span>
<i title="IEEE">
<a target="_blank" rel="noopener" href="https://fatcat.wiki/container/6nxn3oxzcveorfagbcbilem2ay" style="color: black;">2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools</a>
</i>
The implementation of an efficient result forwarding unit for asynchronous processors faces the problem of the inherent lack of synchronisation between result producer and consumer units. An efficient, full-custom solution to this problem has been proposed and implemented before (in the AMULET3 asynchronous processor) with the consequent limitations on design-space exploration and technology portability. The use of automatic synthesis to describe asynchronous systems is attractive in terms of
<span class="external-identifiers">
<a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/dsd.2009.163">doi:10.1109/dsd.2009.163</a>
<a target="_blank" rel="external noopener" href="https://dblp.org/rec/conf/dsd/TarazonaEP09.html">dblp:conf/dsd/TarazonaEP09</a>
<a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/oskuicnsi5ctfexsdq7q64oqry">fatcat:oskuicnsi5ctfexsdq7q64oqry</a>
</span>
more »
... pid development, technology mapping transparency and design space exploration. This paper presents the description of a synthesisable result forwarding unit for an asynchronous microprocessor, using the syntax-directed synthesis approach and targeting a robust quasi-delay-insensitive implementation. The description of such a system also serves as a complex case study to evaluate the capabilities and limitations of syntax-directed synthesis when used as a tool to automate the synthesis of performancedemanding asynchronous systems.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170705055202/http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/LT_DSD09.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext">
<button class="ui simple right pointing dropdown compact black labeled icon button serp-button">
<i class="icon ia-icon"></i>
Web Archive
[PDF]
<div class="menu fulltext-thumbnail">
<img src="https://blobs.fatcat.wiki/thumbnail/pdf/51/58/5158cfe0972ac8671464eae757b081393137947d.180px.jpg" alt="fulltext thumbnail" loading="lazy">
</div>
</button>
</a>
<a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/dsd.2009.163">
<button class="ui left aligned compact blue labeled icon button serp-button">
<i class="external alternate icon"></i>
ieee.com
</button>
</a>