A fault tolerant, area efficient architecture for Shor's factoring algorithm

Mark G. Whitney, Nemanja Isailovic, Yatish Patel, John Kubiatowicz
2009 SIGARCH Computer Architecture News  
doi:10.1145/1555815.1555802 fatcat:lmsk5hbuujhm5a4dbmqzpogowq