Reviving erroneous stability-based clock-gating using partial Max-SAT

Bao Le, D. Sengupta, A. Veneris
2013 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)  
The conflicting yet increasing demand for high performance and low power in multi-functional chips has pushed techniques for power reduction to the forefront of VLSI design. Although recent developments have automated most of the low power implementations, designers often manually modify the circuit in order to achieve further power savings. This human intervention is often paved with many errors that are bound to typical logic functional failures. Debugging these errors can be a resource
more » ... be a resource intensive process that requires considerable manual effort. This discourages engineers and achieving power savings at the micro level of the design sometimes remains unrealized. This paper proposes a novel debugging methodology to rectify erroneous clock-gating implementations. With the use of Partial Max-SAT, the method localizes and rectifies the design error introduced in the circuit during a clock-gating implementation. The net effect of the proposed methodology leads to shorter debug time ensuring additional power savings. Extensive experiments on benchmark circuits confirm the effectiveness of the approach.
doi:10.1109/aspdac.2013.6509685 dblp:conf/aspdac/LeSV13 fatcat:z4hgtatyzfau5g7ol75t74fn54