A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
System level modeling of dynamic reconfigurable system-on-chip
2015
2015 17th Conference of Open Innovations Association (FRUCT)
In this paper methods of dynamically reconfigurable multi-core System-on-chip (SoC) design are discussed, the approaches of system modeling for evaluation of these systems are presented. The dynamically reconfigurable SoC can be developed using the FPGA and the ASIC technologies. The implementations of dynamic reconfiguration using these approaches are essentially different. The system level modeling is used to evaluate the performance of dynamically reconfigured systems in the early stage of
doi:10.1109/fruct.2015.7117996
dblp:conf/fruct/SuvorovaMRR15
fatcat:nujrgt25rbb4bc3wylm5kmv34u