Delay minimization and technology mapping of two-level structures and implementation using clock-delayed domino logic

Jovanka Ciric, Gin Yee, Carl Sechen
2000 Proceedings of the conference on Design, automation and test in Europe - DATE '00  
This paper presents a new delay minimization and technology mapping algorithm for two-level structures (TLS) implemented using clock-delayed (CD) domino logic. We take advantage of CD domino's high-speed, large fan-in NOR and OR gates to increase the speed of a circuit by partial collapsing. The algorithm is delay-driven and the delays are obtained from a characterized CD domino library. The results on eight combinational MCNC benchmark circuits show an average speed improvement of 89% for CD
more » ... mino with TLS, compared to static CMOS implementations generated by Synopsys. CD domino with TLS using our tools produced on average 44% faster circuits than CD domino benchmarks minimized and mapped using Synopsys. At last, the delay results for CD domino with TLS were on average 22% better than for standard domino.
doi:10.1145/343647.343781 fatcat:b73ielprwneilicxcqctrrrzzq