A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
Towards Programmable Address Spaces
2017
Proceedings of the 2017 Federated Conference on Computer Science and Information Systems
High-performance computing increasingly makes use of heterogeneous many-core parallelism. Individual processor cores within such systems are radically simpler than their predecessors; and tasks previously the responsibility of hardware, are delegated to software. Rather than use a cache, fast on-chip memory, is exposed through a handful of address space annotations; associating pointers with discrete sections of memory, within trivially distinct programming languages. Our work aims to improve
doi:10.15439/2017f217
dblp:conf/fedcsis/GozillonK17
fatcat:bz7rvbshqzdqhay5dmjzy6slpm