Using Valued Booleans to Find Simpler Counterexamples in Random Testing of Cyber-Physical Systems

Koen Claessen, Nicholas Smallbone, Johan Eddeland, Zahra Ramezani, Knut Åkesson
2018 IFAC-PapersOnLine  
We propose a new logic of valued Booleans for writing properties which are not just true or false but compute how severely they are falsified. The logic is reminiscent of STL or MTL but gives the tester control over what severity means in the particular problem domain. We use this logic to simplify failing test inputs in the context of random testing of cyber-physical systems and show that it improves the quality of counterexamples found. The logic of valued Booleans might also be used as an
more » ... ernative to the standard robust semantics of STL formulas in optimization-based approaches to falsification. Keywords: Reachability analysis, verification and abstraction of hybrid systems; embedded computer control systems and applications; logical design, physical design, and implementation of embedded computer systems; supervision and testing; model-driven systems engineering. Abstract: We propose a new logic of valued Booleans for writing properties which are not just true or false but compute how severely they are falsified. The logic is reminiscent of STL or MTL but gives the tester control over what severity means in the particular problem domain. We use this logic to simplify failing test inputs in the context of random testing of cyber-physical systems and show that it improves the quality of counterexamples found. The logic of valued Booleans might also be used as an alternative to the standard robust semantics of STL formulas in optimization-based approaches to falsification. Keywords: Reachability analysis, verification and abstraction of hybrid systems; embedded computer control systems and applications; logical design, physical design, and implementation of embedded computer systems; supervision and testing; model-driven systems engineering. Abstract: We propose a new logic of valued Booleans for writing properties which are not just true or false but compute how severely they are falsified. The logic is reminiscent of STL or MTL but gives the tester control over what severity means in the particular problem domain. We use this logic to simplify failing test inputs in the context of random testing of cyber-physical systems and show that it improves the quality of counterexamples found. The logic of valued Booleans might also be used as an alternative to the standard robust semantics of STL formulas in optimization-based approaches to falsification. Keywords: Reachability analysis, verification and abstraction of hybrid systems; embedded computer control systems and applications; logical design, physical design, and implementation of embedded computer systems; supervision and testing; model-driven systems engineering. Abstract: We propose a new logic of valued Booleans for writing properties which are not just true or false but compute how severely they are falsified. The logic is reminiscent of STL or MTL but gives the tester control over what severity means in the particular problem domain. We use this logic to simplify failing test inputs in the context of random testing of cyber-physical systems and show that it improves the quality of counterexamples found. The logic of valued Booleans might also be used as an alternative to the standard robust semantics of STL formulas in optimization-based approaches to falsification. Keywords: Reachability analysis, verification and abstraction of hybrid systems; embedded computer control systems and applications; logical design, physical design, and implementation of embedded computer systems; supervision and testing; model-driven systems engineering. Abstract: We propose a new logic of valued Booleans for writing properties which are not just true or false but compute how severely they are falsified. The logic is reminiscent of STL or MTL but gives the tester control over what severity means in the particular problem domain. We use this logic to simplify failing test inputs in the context of random testing of cyber-physical systems and show that it improves the quality of counterexamples found. The logic of valued Booleans might also be used as an alternative to the standard robust semantics of STL formulas in optimization-based approaches to falsification. Keywords: Reachability analysis, verification and abstraction of hybrid systems; embedded computer control systems and applications; logical design, physical design, and implementation of embedded computer systems; supervision and testing; model-driven systems engineering. Abstract: We propose a new logic of valued Booleans for writing properties which are not just true or false but compute how severely they are falsified. The logic is reminiscent of STL or MTL but gives the tester control over what severity means in the particular problem domain. We use this logic to simplify failing test inputs in the context of random testing of cyber-physical systems and show that it improves the quality of counterexamples found. The logic of valued Booleans might also be used as an alternative to the standard robust semantics of STL formulas in optimization-based approaches to falsification. Keywords: Reachability analysis, verification and abstraction of hybrid systems; embedded computer control systems and applications; logical design, physical design, and implementation of embedded computer systems; supervision and testing; model-driven systems engineering.
doi:10.1016/j.ifacol.2018.06.333 fatcat:dxmx5qzjhnbmlmhx5fhsjvagy4