Improving Instruction Issue Bandwidth for Concurrent Error-Detecting Processors

Toshinori Sato, Akihiro Chiyonobu, Kazuki Joe
2006 Automated Software Engineering, IEEE International Conference  
Soft error tolerance is a hot research topic for modern microprocessors. We have been investigating soft error tolerance microarchitecture, RED, which exploits time redundancy to achieve soft error tolerance without requiring prohibitive additional hardware resources. Unfortunately, our previous study unveiled that a RED-based processor suffers severe performance penalty. We guess that it comes from the reduction in effective instruction issue queue (ISQ) capacity. Since RED uses a register
more » ... te unit (RUU), which combines an ISQ and a reorder buffer (ROB) into a single structure, redundant instructions occupy the ISQ. Actually, contemporary microprocessors use a dedicated ISQ, which is decoupled from the ROB rather than the RUU. In this paper, in order to reduce the performance penalty, we adopt RED into ROBbased microprocessors. We reduce the penalty from 17.4% to 12.4% and from 23.9% to 18.3% for integer and floating-point programs, respectively.
doi:10.1109/iwias.2006.27 fatcat:ftu3w2d2vfgmhcmsf4ouvhv2ja