A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is
VLSI design (Print)
In this paper, we first employ an efficient approach to reduce the time to construct a codeword. With this codeword, a novel VLSI architecture is proposed to realize highspeed Variable Length Coding (VLC). In order to combine with other circuits using cell-based design, we adopt distributed logic rather than memory devices (ROM, PLA) for the implementation. In this architecture, the VLC coding scheme is partitioned into two parts, one is the codeword length and order index for bit control,doi:10.1155/2001/53729 fatcat:sa32wv56tzhaze3vlkh2xhhxb4