A Neoteric FPGA Architecture with Memristor based Interconnects for Efficient Power Consumption

A. Karthikeyan, J. Arunarasi, A. Arul Mary
2016 Indian Journal of Science and Technology  
Objective: This paper discusses different ways of power consumption in FPGA and the earlier SRAM based power reduction techniques with its limitations and demonstrates the methodology adapted by the proposed neoteric Memristor based FPGA architecture. The programmable interconnects of Memristor based FPGA architecture uses the newly found circuit element, i.e. Memristor instead of the SRAM based interconnects as in the usual FPGA architecture, resulting in significant reduction of overall power
more » ... consumption, area, propagation delay which in turn increases the speed of FPGA than the other conventional SRAM based FPGA architecture. Statistical Methods: The study on the various architectures of FPGA aiming at minimizing the power consumption with the application of different techniques is carried out earlier. One such technique is the SRAM power reduction technique which has got its own limitations such as low density, longer routing path, increased propagation delay, increased peak power consumption rate as well as high value of average power consumption. This paper proposes a low area with the help of Memristor in order to such a minimal routing path aiming to reduce the drawbacks as identified in SRAM architecture. Findings: A simulation work has been carried out with the help of HSPICE and the results prove that the peak power consumption, average power consumption, propagation delay are reduced to a larger extent than that of the reported SRAM architecture. Applications/Improvements: Further it is recorded that the Memristor based FPGA architecture suits better for the applications where there is minimal energy requirement on wireless network scenarios.
doi:10.17485/ijst/2016/v9i5/87151 fatcat:tensmjeggvf6tgljtc3bfuso54