A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2014; you can also visit the original URL.
The file type is application/pdf
.
Archipelago: A polymorphic cache design for enabling robust near-threshold operation
2011
2011 IEEE 17th International Symposium on High Performance Computer Architecture
Extreme technology integration in the sub-micron regime comes with a rapid rise in heat dissipation and power density for modern processors. Dynamic voltage scaling is a widely used technique to tackle this problem when high performance is not the main concern. However, the minimum achievable supply voltage for the processor is often bounded by the large on-chip caches since SRAM cells fail at a significantly faster rate than logic cells when reducing supply voltage. This is mainly due to the
doi:10.1109/hpca.2011.5749758
dblp:conf/hpca/AnsariFGM11
fatcat:x6qpgttdzzd7zpev6lrfzybgpm