A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Introduction to Industrial Applications of Low Power Design Methodologies
2009
JSTS Journal of Semiconductor Technology and Science
Moore's law has driven silicon technology scale down aggressively, and it results in significant increase of leakage current on nano-meter scale CMOS. Especially, in mobile devices, leakage current has been one of designers' main concerns, and thus many studies have introduced low power methodologies. However, there are few studies to minimize implementation cost in the mixed use of the methodologies to the best of our knowledge. In this paper, we introduce industrial applications of low power
doi:10.5573/jsts.2009.9.4.240
fatcat:6p3ufih5sbd7vgsc6gxdfth74q