Architecture Design of The Hardware H.264/AVC Video Decoder

Mikołaj Roszkowski, Andrzej Abramowski, Michał Wieczorek, Grzegorz Pastuszak
2010 International Journal of Electronics and Telecommunications  
Architecture Design of The Hardware H.264/AVC Video Decoder The need for real-time video compression systems requires a particular design methodology to achieve high troughput devices. The paper describes the architecture of the H.264/AVC decoder able to support SDTV and HDTV resolutions. The design applies many optimization techniques to reduce the resource consumption and maximize the throughput. The archietcture is verified with the software reference model JM16 and synhesized for FPGA
more » ... logy. The maximal working frequency is 100 MHz for Stratix II devices.
doi:10.2478/v10177-010-0039-7 fatcat:nhctikbqmngk3atpcrzzejqalu