A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf
.
A 1 GS/s, 31 MHz BW, 76.3 dB dynamic range, 34 mW CT- $$\Updelta\Upsigma$$ Δ Σ ADC with 1.5 cycle quantizer delay and improved STF
2013
Analog Integrated Circuits and Signal Processing
A 1 GS/s Continuous-time Delta-Sigma modulator (CT-∆ΣM) with 31 MHz bandwidth, 76.3 dB dynamic range and 72.5 dB peak-SNDR is reported in a 0.13 µm CMOS technology. The design employs an excess loop delay (ELD) of more than one clock cycle for achieving higher sampling rate. The ELD is compensated using a fast-loop formed around the last integrator by using a sample-and-hold. Further, the effect of this ELD compensation scheme on the signal transfer function (STF) of a feedforward CT-∆Σ
doi:10.1007/s10470-013-0066-2
fatcat:xceg7cvncvaplbro5unatzm5ui