Enhancing instruction scheduling with a block-structured ISA

Stephen Melvin, Yale Patt
1995 International journal of parallel programming  
It is now generally recognized that not enough parallelism exists within the small basic blocks of most general purpose programs to satisfy high performance processors. Thus, a wide variety of techniques have been developed to exploit instruction level parallelism across basic block boundaries. In this paper we discuss some previous techniques along with their hardware and software requirements. Then we propose a new paradigm for an instruction set architecture (ISA): block-structuring. This
more » ... paradigm is presented, its hardware and software requirements are discussed and the results from a simulation study are presented. We show that a block-structured ISA utilizes both dynamic and compile-time mechanisms for exploiting instruction level parallelism and has significant performance advantages over a conventional ISA. ). 828/23/3-1 0885-7458/95/0600-0221507.50/0 O3 1995 Plenum Publishing Corporation \ c 9 /o J J et \ ~ 9 /
doi:10.1007/bf02577867 fatcat:yo27fovzwvfsvp6uddauzidjyu