A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is
This paper presents design and simulation of switched resistor (SR) ∆∑ ADC in analog mixed signal (AMS) environment. The proposed design consists of 1 st order single bit SR ∆∑ modulator with dissipated power of 0.935mW and 2 nd order digital decimation filter. Such modulator offers high-performance due to small delay which is achieved by simple circuitry. SR technique is chosen to achieve reduction of element and components, low power dissipated in hardware realization, and ability of tunable.doi:10.21275/v5i4.21041601 fatcat:pe3ljglxcjaaxehhlzno7boiym