A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf
.
MRAM Co-designed Processing-in-Memory CNN Accelerator for Mobile and IoT Applications
[article]
2018
arXiv
pre-print
We designed a device for Convolution Neural Network applications with non-volatile MRAM memory and computing-in-memory co-designed architecture. It has been successfully fabricated using 22nm technology node CMOS Si process. More than 40MB MRAM density with 9.9TOPS/W are provided. It enables multiple models within one single chip for mobile and IoT device applications.
arXiv:1811.12179v1
fatcat:zbzwroyotffrrcjxpgnl5rwhxa