Optimization Method for Delay and Power Using Enhanced CSS FLIP FLOP with 24 Transistors

2020 International journal of recent technology and engineering  
New way optimization method is an Enhanced CSS F 2A new method titled in this paper to explain the improved flip flop design with 24 transistor's using circuit-shared static flipflop (ECSSFlip Flop).this implementation enhances power and delay where we utilize 5 NOR gates and 2 INV's(inverters), these methods are these methods are utilized in the quality cell libraries, The ECSS FLIP FLOP utilizes a positive intercessor clock signal, it is produced from a main clock, to require information into
more » ... re information into a main latch and a negative fringe of the foundation clock to carry the info during a gated latch. Cadence(Virtuoso) simulations at 180-μm found optimized at different frequency now the ability by a power dissipation of 9.516nW and delay by 3.634 ns in comparison to CSS FLIP FLOP
doi:10.35940/ijrte.f1022.0386s20 fatcat:wuajz4vpg5gydguejaibqqmuke