A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is
This work aims to investigate the automatic generation of Verilog code, representing digital circuits through Grammatical Evolution (GE). Preliminary tests using a simple full adder generation problem have been performed.doi:10.1145/1102256.1102346 dblp:conf/gecco/Karpuzcu05 fatcat:frc77fohwnfddk6or73spaxz54