A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2014; you can also visit the original URL.
The file type is application/pdf
.
Exploiting hardware transactional memory in main-memory databases
2014
2014 IEEE 30th International Conference on Data Engineering
So far, transactional memory-although a promising technique-suffered from the absence of an efficient hardware implementation. The upcoming Haswell microarchitecture from Intel introduces hardware transactional memory (HTM) in mainstream CPUs. HTM allows for efficient concurrent, atomic operations, which is also highly desirable in the context of databases. On the other hand HTM has several limitations that, in general, prevent a one-to-one mapping of database transactions to HTM transactions.
doi:10.1109/icde.2014.6816683
dblp:conf/icde/LeisK014
fatcat:qt2woxmitvgxrhrmm4l35dgg2a