A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2010; you can also visit the original URL.
The file type is
VLSI design (Print)
A low-cost low-power DTV tuner for current digital television application is described. In order to increase integration level and reduce power consumption for off-air DTV tuner application, an SAW-filterless tuner front-end architecture is adopted. As a part of the concept, key building blocks for this architecture are implemented on a main stream 0.35μm CMOS technology. Experimental measurements for the prototype chip validate the system architecture; the prototype consumes 300 mw anddoi:10.1155/2007/71974 fatcat:cphpzhgkcfcepbizodd4urfkqu