A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Using hardware transactional memory for data race detection
2009
2009 IEEE International Symposium on Parallel & Distributed Processing
Widespread emergence of multicore processors will spur development of parallel applications, exposing programmers to degrees of hardware concurrency hitherto unavailable. Dependable multithreaded software will have to rely on the ability to dynamically detect nondeterministic and notoriously hard to reproduce synchronization bugs manifested through data races. Previous solutions to dynamic data race detection have required specialized hardware, at additional power, design and area costs. We
doi:10.1109/ipdps.2009.5161006
dblp:conf/ipps/GuptaSCIR09
fatcat:erm6mlqi4vhlbh3r4qil4x3mjy