On the performance of LDPC and turbo decoder architectures with unreliable memories

Joao Andrade, Aida Vosoughi, Guohui Wang, Georgios Karakonstantis, Andreas Burg, Gabriel Falcao, Vitor Silva, Joseph R. Cavallaro
2014 2014 48th Asilomar Conference on Signals, Systems and Computers  
In this paper, we investigate the impact of faulty memory bit-cells on the performance of LDPC and Turbo channel decoders based on realistic memory failure models. Our study investigates the inherent error resilience of such codes to potential memory faults affecting the decoding process. We develop two mitigation mechanisms that reduce the impact of memory faults rather than correcting every single error. We show how protection of only few bit-cells is sufficient to deal with high defect
more » ... In addition, we show how the use of repair-iterations specifically helps mitigating the impact of faults that occur inside the decoder itself.
doi:10.1109/acssc.2014.7094504 dblp:conf/acssc/AndradeVWKBFSC14 fatcat:oacpnurpcnakbclarckm27ai3u