A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
On the performance of LDPC and turbo decoder architectures with unreliable memories
2014
2014 48th Asilomar Conference on Signals, Systems and Computers
Preserved Fulltext
In this paper, we investigate the impact of faulty memory bit-cells on the performance of LDPC and Turbo channel decoders based on realistic memory failure models. Our study investigates the inherent error resilience of such codes to potential memory faults affecting the decoding process. We develop two mitigation mechanisms that reduce the impact of memory faults rather than correcting every single error. We show how protection of only few bit-cells is sufficient to deal with high defect
doi:10.1109/acssc.2014.7094504
dblp:conf/acssc/AndradeVWKBFSC14
fatcat:oacpnurpcnakbclarckm27ai3u