A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit <a rel="external noopener" href="https://eprints.soton.ac.uk/403328/1/fp-uec.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
A High-Throughput FPGA Architecture for Joint Source and Channel Decoding
<span title="">2017</span>
<i title="Institute of Electrical and Electronics Engineers (IEEE)">
<a target="_blank" rel="noopener" href="https://fatcat.wiki/container/q7qi7j4ckfac7ehf3mjbso4hne" style="color: black;">IEEE Access</a>
</i>
Preserved Fulltext
In the wireless transmission of multimedia information, the achievable transmission throughput and latency may be limited by the processing throughput and latency associated with source and channel coding. Ultra-high throughput and ultra-low latency processing of source and channel coding is required by the emerging new video transmission applications, such as the first-person remote control of unmanned vehicles. The recently proposed Unary Error Correction (UEC) code facilitates the Joint
<span class="external-identifiers">
<a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/access.2016.2633441">doi:10.1109/access.2016.2633441</a>
<a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/nxq3wwg625buxi77a2m2gcstcm">fatcat:nxq3wwg625buxi77a2m2gcstcm</a>
</span>
more »
... e and Channel Coding (JSCC) of video information at transmission throughputs that approach the capacity of the wireless channel. In this work, we propose the first hardware implementation of the UEC code that achieves the high processing throughputs as well as ultra-low processing latencies required. This is achieved by extending the application of the recently-proposed Fully Parallel Turbo Decoder (FPTD) from pure stand-alone channel coding to JSCC. This work also proposes several novel improvements to the FPTD, in order to increase its hardware efficiency and supported frame length. We demonstrate the application of these improvements to both the LTE turbo code and the UEC code. We synthesize the proposed fully parallel design on a mid-range FPGA, achieving a throughput of 450 Mbps, as well as a factor of 2.4 hardware efficiency improvement over previous implementations of the FPTD.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180723023458/https://eprints.soton.ac.uk/403328/1/fp-uec.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext">
<button class="ui simple right pointing dropdown compact black labeled icon button serp-button">
<i class="icon ia-icon"></i>
Web Archive
[PDF]
<div class="menu fulltext-thumbnail">
<img src="https://blobs.fatcat.wiki/thumbnail/pdf/50/3a/503a93415673c6859e8e80e253632936eb3e6c35.180px.jpg" alt="fulltext thumbnail" loading="lazy">
</div>
</button>
</a>
<a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/access.2016.2633441">
<button class="ui left aligned compact blue labeled icon button serp-button">
<i class="unlock alternate icon" style="background-color: #fb971f;"></i>
ieee.com
</button>
</a>