A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit <a rel="external noopener" href="http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/date00/pdffiles/01b_2.pdf">the original URL</a>. The file type is <code>application/pdf</code>.
<i title="ACM Press">
Proceedings of the conference on Design, automation and test in Europe - DATE '00
We present efficient power estimation techniques for HW/SW System-On-Chip (SOC) designs. Our techniques are based on concurrent and synchronized execution of multiple power estimators that analyze different parts of the SOC (we refer to this as coestimation), driven by a system-level simulation master. We motivate the need for power co-estimation, and demonstrate that performing independent power estimation for the various system components can lead to significant errors in the power estimates,<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1145/343647.343691">doi:10.1145/343647.343691</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/awtvgl3ojzgtfk2l5twpecdwwi">fatcat:awtvgl3ojzgtfk2l5twpecdwwi</a> </span>
more »... especially for control-intensive and reactive embedded systems. We observe that the computation time for performing power coestimation is dominated by: (i) the requirement to analyze/simulate some parts of the system at lower levels of abstraction in order to obtain accurate estimates of timing and switching activity information, and (ii) the need to communicate between and synchronize the various simulators. Thus, a naive implementation of power coestimation may be too inefficient to be used in an iterative design exploration framework. To address this issue, we present several acceleration (speedup) techniques for power co-estimation. The acceleration techniques are energy caching, software power macromodeling, and statistical sampling. Our speedup techniques reduce the workload of the power estimators for the individual SOC components, as well as their communication/synchronization overhead. Experimental results indicate that the use of the proposed acceleration techniques results in significant (8X to 87X) speedups in SOC power estimation time, with minimal impact on accuracy. We also show the utility of our co-estimation tool to explore system-level power tradeoffs for a TCP/IP Network Interface Card sub-system and an automotive controller. Recently, a cycle-accurate energy estimation framework for an embedded processor based system was proposed in  , which demonstrated that high accuracies can be obtained through the integration of performance and energy models for various system components.
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170815094456/http://www.cecs.uci.edu/~papers/compendium94-03/papers/2000/date00/pdffiles/01b_2.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/ce/f9/cef9cdb5447bc3b281ab346b94be6297ecc91eae.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1145/343647.343691"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> acm.org </button> </a>