A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2008; you can also visit the original URL.
The file type is
We present results on time borrowing in skew-tolerant domino logic circuits for a 32-bit adder, a 64-bit adder and a 32-bit pipelined multiplier. The adders are built using enhanced multiple output domino logic and the multiplier uses modified Booth encoding and a Wallace tree. We illustrate how the resulting soft clock edges allow advantageous time borrowing to occur in these functional units. In this way, limitations due to delay imbalances between stages are removed, allowing the circuits todoi:10.1109/iscas.2000.857542 dblp:conf/iscas/JungPS00 fatcat:fb3dpx2jqrczfbve2qu2353wv4