A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Study on Fault Detection and PCB Picture-Location Method of Logic Circuit
2013
Research Journal of Applied Sciences Engineering and Technology
The main content of logic circuit fault detection includes describing circuit to be diagnosed, determining fault and circuit initial information, generating circuit location test set. In this study, LASAR is used to carry out the logic circuit simulation so as to create such documents as fault dictionary, node truth value table, etc. for the preparation of fault detection. Due to the limitation of circuit observability and testing vectors, the diagnosis program can not accurately locate the
doi:10.19026/rjaset.5.4272
fatcat:65l57q7w45bwfkukbcgtszy2wa