A robust ultra-low power asynchronous FIFO memory with self-adaptive power control

Mu-Tien Chang, Po-Tsang Huang, Wei Hwang
2008 2008 IEEE International SOC Conference  
First-in first-out (FIFO) memories are widely used in SoC for data buffering and flow control. In this paper, a robust ultra-low power asynchronous FIFO memory is proposed. With self-adaptive power control and complementary power gating techniques, leakage power of the FIFO memory array is minimized. Moreover, with the proposed dual-V T 7T SRAM cell, the FIFO memory has improved stability under ultra-low voltage supply. Simulation results show that the proposed scheme has 16% to 94% power
more » ... ion over conventional designs. The proposed scheme is implemented in UMC 90nm CMOS technology under 0.5V supply voltage, with 1.39uW power consumption at 5MHz reading frequency and 200kHz writing frequency.
doi:10.1109/socc.2008.4641505 dblp:conf/socc/ChangHH08 fatcat:5e76xkolp5djfbm4zim2jpjvi4