A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Accelerating time series subsequence matching on the Intel Xeon Phi many-core coprocessor
2015
2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)
The problem of time series subsequence matching occurs in a wide spectrum of subject areas. Currently Dynamic Time Warping (DTW) is the best similarity measure but despite various existing speedup techniques it is still computationally expensive. Due to this reason science community is trying to accelerate DTW calculation by means of parallel hardware. There are implementations of DTW-based subsequence matching on GPU and FPGA but there none for accelerators based on the Intel Many Integrated
doi:10.1109/mipro.2015.7160493
dblp:conf/mipro/MiniakhmetovMZ15
fatcat:k4xflw53ujhlfpmghcib5v5w4i