A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2006; you can also visit the original URL.
The file type is application/pdf
.
Low power design using double edge triggered flip-flops
1994
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
Abstruct-In this paper we study the power savings possible using double edge triggered (DET), instead of, conventional single edge triggered (SET) flip-flops. We begin the paper by introducing a set of novel D-type double edge triggered flip-flops which can be implemented with fewer transistors than any previous design. The power dissipation in these flipflops and single edge triggered flip-flops is compared via architectural level studies, analytical considerations and simulations. The
doi:10.1109/92.285754
fatcat:sjw4d25sdvdvfbnrrl4xenym2u