A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
A real-time vision system using an integrated memory array processor prototype
1994
Machine Vision and Applications
This study reports on the performance of a Real-Time Vision System (RVS) and its use of an IMAP prototype LSI. This LSI integrates eight 8 bit processors and a 144 Kbit SRAM on a single chip. Processors operate in SIMD at 200 MIPS (25 MHz). The RVS was developed using 64 IMAP prototype LSIs connected in series in a 512 processor system configuration. Memory on the IMAP prototype LSI can be easily accessed from a host workstation through a VME bus. RVS performance is shown in real-time
doi:10.1007/bf01213412
fatcat:3wij54om4fcohg2kc5w43x7tli