A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Heterogeneous microarchitectures trump voltage scaling for low-power cores
2014
Proceedings of the 23rd international conference on Parallel architectures and compilation - PACT '14
Heterogeneous architectures offer many potential avenues for improving energy efficiency in today's low-power cores. Two common approaches are dynamic voltage/frequency scaling (DVFS) and heterogeneous microarchitectures (HMs). Traditionally both approaches have incurred large switching overheads, which limit their applicability to coarse-grain program phases. However, recent research has demonstrated low-overhead mechanisms that enable switching at granularities as low as 1K instructions. The
doi:10.1145/2628071.2628078
dblp:conf/IEEEpact/LukefahrPDDWM14
fatcat:z4k6w56l75bsngfhhisfg23lfq