Accurately approximating superscalar processor performance from traces

Kiyeon Lee, Shayne Evans, Sangyeun Cho
2009 2009 IEEE International Symposium on Performance Analysis of Systems and Software  
Trace-driven simulation of superscalar processors is particularly complicated. The dynamic nature of superscalar processors combined with the static nature of traces can lead to large inaccuracies in the results, especially when traces contain only a subset of executed instructions for trace reduction. The main problem in the filtered trace simulation is that the trace does not contain enough information with which one can predict the actual penalty of a cache miss. In this paper, we discuss
more » ... evaluate three strategies to quantify the impact of a long latency memory access in a superscalar processor when traces have only L1 cache misses. The strategies are based on models about how a cache miss is treated with respect to other cache misses: (1) isolated cache miss model, (2) independent cache miss model, and (3) pairwise dependent cache miss model. Our experimental results demonstrate that the pairwise dependent cache miss model produces reasonably accurate results (4.8% RMS error) under perfect branch prediction. Our work forms a basis for fast, accurate, and configurable multicore processor simulation using a pre-determined processor core design.
doi:10.1109/ispass.2009.4919655 dblp:conf/ispass/LeeEC09 fatcat:hhq4ihnt7jd63dscz3b7xwh7ky